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To facilitate programming, most multi-core pro-
cessors feature automated mechanisms maintaining
coherence between each core’s cache. These mechan-
isms introduce interference, that is, delays caused
by concurrent access to a shared resource. This
type of interference is hard to predict, leading to
the mechanisms being shunned by real-time system
designers, at the cost of potential benefits in both
running time and system complexity.
We believe that formal methods can provide the
means to ensure that the effects of this interference
are properly exposed and mitigated. Consequently,
we propose a nascent framework relying on timed
automata to model and analyze the interference
caused by cache coherence.
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1 Scope
These models allow the reproduction of all experiments shown in the paper, including the ones
pertaining to model correctness. In additions, models for a more simplistic architecture (with an
atomic bus) are included, and can be used for similar experiments, despite not being mentioned in
the paper.
The experiments in question are:
Counting cache hits and misses.
Counting all occurrences of cache related interference, regardless of impact on the system.
Counting occurrences of cache related interference that have perceivable impact on the system.
Evaluating the impact of the use of cache coherence on the system’s run time.
The experiments meant to validate the model’s correctness are:
All programs terminate.
Copies of a same memory element in multiple cache are never given incompatible states.
Whenever a cache accesses its copy of a memory element, the value it gets corresponds to the
system-wide one.
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2 Content
The artifact package includes:
A model for an architecture without split-transaction bus, both with 2 and 4 cores. This corres-
ponds to what was presented in a previous version of the paper (ecrts19_prev_artifact_4_cores.sysmod.xml,
ecrts19_prev_artifact.sysmod.xml).
A model for an architecture with split-transaction bus, both with 2 and 4 cores. This
corresponds to the final version of the paper (future.sysmod.xml, future_4_cores.sysmod.xml).
A model of the split-transaction bus architecture in which the value of each memory element is
kept track of, so as to enable an additional correctness property (future_value_test.sysmod.xml).
The instructions given to the artifact evaluators.
3 Getting the artifact
The artifact endorsed by the Artifact Evaluation Committee is available free of charge on the
Dagstuhl Research Online Publication Server (DROPS). In addition, the artifact is also available
at: https://github.com/nsensfel/phylog-cache-coherence.
4 Tested platforms
This artifact should work on any platform capable of running UPPAAL 4.1.22, which has been
released for Linux, Windows, and Mac OS.
5 License
The artifact is available under an LGPLv3 license.
6 MD5 sum of the artifact
836018167846cb77088defad2fce7ebc
7 Size of the artifact
80 kiB
